View of A Hardware-Efficient Pipelined Parallel Architecture for Low-Power Trivium Cipher in Internet of Things and Embedded Applications

Return to Article Details A Hardware-Efficient Pipelined Parallel Architecture for Low-Power Trivium Cipher in Internet of Things and Embedded Applications Download Download PDF