

Implementation of Fundamental Modules Using Quantum Dot Cellular Automata

Vallabhuni Vijay^{1†}, Chandra S. Pittala², A. Usha Rani², Sadulla Shaik³, M.V.Saranya⁴, B. Vinod Kumar⁵, R.E.S Praveen Kumar⁶, Rajeev R. Vallabhuni⁷

¹Department of Electronics and Communications Engineering, Institute of Aeronautical Engineering, Dundigal-500043, Hyderabad, India

²Department of Electronics and Communications Engineering, MLR Institute of Technology, Hyderabad-500043, Telengana, India

³Department of Electronics and Communications Engineering, KKR and KSR Institute of Technology and Sciences, Vinjanampadu, India

⁴⁻⁶Department of Electronics and Communications Engineering, Institute of Aeronautical Engineering, Dundigal-500043, Hyderabad, India

⁷Application Developer , Bayview Asset Management, LLC, Florida, USA

KEYWORDS:

CMOS, Nanostructure, Polarization, Quantum dot, Transistor less model

ARTICLE HISTORY:

Received 26.04.2022

Accepted 04.05.2022

Published 20.06.2022

DOI:

<https://doi.org/10.31838/jvcs/04.01.03>

ABSTRACT

This paper aims to design logic gates and flip flops using QCA. This paper demonstrates the implementation of logic gates. (AND GATE, OR GATE, NOR GATE, NOT GATE, EXOR-GATE, X-NOR GATE, NAND GATE) and flip flops (SR flip flop, JK flip flop, D flip flop and T flip flop) using QCA designer tool software. Using QCA, we can reduce power dissipation, increase the speed of operation, and decrease area size. QCA is known as Quantum Dot Cellular Automata, and it is a transistor less model. We don't need transistors, resistors & capacitors to build or design any logic gates and flip flops. QCA is a square shape nano-structure that can perform computations. Instead of transferring information through current and voltage, it transfers the information in the form of polarization. The QCA cell basic structure consists of four quantum dots and two electrons. These two electrons can occupy any of the four quantum dots and tunnel between them but can't come out due to high barrier potential.

Author's e-mail: v.vijay@iare.ac.in, usharani4519@gmail.com, rajeevratna@ieee.org

How to cite this article: Vijay V Pittala CS, Shaik S, Saranya MV, Kumar BV, Kumar RESVP, Vallabhuni R. Implementation of Fundamental Modules Using Quantum Dot Cellular Automata. Journal of Complementary Research, Vol. 4, No. 1, 2022 (pp. 12-19).

INTRODUCTION

This paper aims to design logic gates and flip flops using QCA. This paper demonstrates the implementation of logic gates (AND GATE, OR GATE, NOR GATE, NOT GATE, X-OR GATE, X-NOR GATE, NAND GATE) and flip flops (SR flip flop, JK flip flop, D flip flop and T flip flop) using QCA designer tool software. Moore's law has started to fail. It is not, at this point, substantial to foresee the speed and size of electronic gadgets due to lithography issues, high leakage current, doping fluctuations, as the channel of transistors are short scaling not possible.

Using QCA, we can reduce power dissipation, increase the speed of operation, and decrease area size. QCA is known as Quantum Dot Cellular Automata, and it is a transistor less model. To implement any logic circuits like gates and flip-flops, we don't need any transistor, resistor, capacitor. QCA is a square shape nano-structure that can

perform computations. Instead of transferring information through current and voltage, we transfer data in the form of polarization. The QCA cell contains four quantum dots at the ends of the cell and two electrons. These two electrons occupy any of the four quantum dots and tunnel between them, but they can't come out due to high barrier potential.

QCA is a recent advancement in Nano-electronics that has progressed technologically to simulate multidimensional quantum circuits and equipment. In contrast to traditional computers, QCA represents digital information as a combination of electron pairs associated with quantum dot arrays. Quantum dots are used in QCA designer to implement Boolean logic. Digital circuits built with QCA have a massive length reduction and, as a result, location discount and a high speed at reduced power levels.^[1] State changes in QCA occur due to interactions between neighboring cells caused by an electrostatic or electromagnetic field.

Consequently, in QCA, electron positions reflect values in quantum dots rather than using voltage and current ranges to indicate binary values in conventional computers. QCA circuits are being built at densities up to 1014 cells/cm², and the switching frequency of the circuit is rapidly approaching a terahertz. Even though it has advantages like stability, excessive velocity, reduced space, and lower power intake. QCA circuits lack design types of equipment. Machines that help in the layout and computation of significant electronic components and circuit manufacturing contribute to the advancement of nano-electronic technology.

A. Conventional Method

CMOS stands for “Complementary Metal Oxide Semiconductor”. Designers used CMOS technology to build integrated circuits; CMOS technology is the most popular technology. Due to the advantages of CMOS, many electronic devices make use of this technology. Capacitors, diodes, and other components are needed to develop integrated chips, which increases chip size, power dissipation & complexity of the circuit also increases. Due to high power dissipation, the circuit gets damaged, and it needs to be replaced. For different logic function, this technology employs both PMOS & NMOS.

Frank Wanlass, who worked at the Fairchild semiconductor, invented CMOS technology in 1963. NMOS& PMOS are used in CMOS. In general, CMOS technology is connected with VLSI, which integrates millions and billions of transistors on a single chip. CMOS technology is popular in the fabrication of VLSI chips is reliability, low power consumption and scalability.

Logic gates were implemented using NMOS and PMOS before CMOS. PMOS was gradually replaced by NMOS, which was once an industry standard for the fabrication of Integrated circuits. CMOS was slower and more expensive than NMOS in the initial days. Simple operation, processing speed and manufacturing efficiency are advantages of NMOS. The main drawbacks of NMOS circuits are static power dissipation and high electrical asymmetry. High usage, lower speed, and density beyond 10 nm have restricted CMOS technology in recent years. To solve these problems, a group of researchers are focusing on developing alternative for this traditional CMOS technology known as Quantum-dot cellular automata, which are used for high-speed applications.

PROPOSED DESIGN

In 1993, Craig Lent developed a technology called quantum-dot cellular automata. This new technology has replaced silicon-based CMOS technology. In general, QCA employs an array of combined quantum dots to implement various

Boolean logic. In QCA, a cell is a fundamental element. The logical bit representation in the QCA cell is accomplished by adjusting the charge configuration. Each quantum cell is made up of four quantum dots that are placed at the edges of a square structure. When it comes to scaling, Quantum dot is a Nano-structure that investigates properties of quantum mechanics. The four quantum dots represent a QCA cell. In these four dots, electrons occupy any position oppositely diagonally. Electron pairs occupy opposite position diagonally rather than neighbouring places due to less Columbic repulsion. Tunnel junctions bind these dots in a cell. In a cell, information is passed in polarization instead of transferring the data through current or voltage. The polarization is divided into two types based on electrons' position, i.e. polarization $P=-1$ and polarization $P=+1$. $P=-1$ is represented as logic 0, and $P=+1$ is represented as logic 1 (Figure 1).




Fig. 1: QCA cell with polarization. (a). $P=-1$ (Logic 0). (b). $P=+1$ (Logic 1).

$$p = \frac{(p_1 + p_3) - (p_2 + p_4)}{(p_1 + p_2 + p_3 + p_4)} \quad (1)$$

The polarization of two cells is influenced when they are placed near each other. When many quantum cells are put together, they form a wire. This polarization of the second cell is affected by the polarization of the first cell. The second cell near the first cell will have the same polarization as the first cell to reduce Coulomb interactions (Figure 2).




Fig. 2: Quantum cell wire.

A. Clocking in QCA

The QCA clock not solely synchronizes and controls data; however, it also provides power to the circuit. For clocking a QCA cell, a four-phase clocking method is employed; changing the clock phase; signal strength can be restored. The four phases are switch, hold, release, relax with a 90 degree lag between them. To ensure that data is propagated through QCA with no unexpected changes of QCA cells, a clock should be designed to ensure similar information is placed from input to output (Figure 3 & Table 1).

The QCA cell does not begin polarized and advances to a spellbound state while the potential boundary is enhanced from low to high during the clock's "Switch" stage (Figure 4). The polarization state is equivalent to the past advance, and the potential border is solid during the "Hold" stage. The potential obstruction is brought down in the "Release" measure, and the cells become

Unpolarized. During the "relax" stage, the potential boundary stays brought down, and the phones remain non-polarized. The cells are currently ready to switch once more. In QCA circuits, data is engendered in this route by keeping up the ground-state polarization consistently.

IMPLEMENTATION OF LOGIC GATES & FLIP-FLOPS USING QCA

A. Inverter (Not Gate)

Inverter or not Gate is a logic device that produces complementary or inverting output to the given input, i.e. when logic one is given as the input. The output obtained by the not Gate is logic 0; similarly, when logic 0 is given as input, then output obtained is logic "1". NOT Gate is implemented by aligning two cells at a 45-degree angle to function in the opposite direction (Table 2 and Figure 5).

B. AND Gate

If both inputs are high, the AND Gate provides high output. In other words, if one of two inputs is low, the output is

logic 0. In QCA, the AND Gate is implemented by adjusting any of the majority gate's inputs to 0 (polarization=-1) (Figure 6).

The expression of AND Gate is $M(a,b,0)=ab$

C. OR Gate

OR Gate is a logic device that produces logic high output if either of the inputs is high. It has logic 0 if both the input signals are low, i.e. $a=b=0$. OR Gate is implemented in QCA by making any of the inputs of the majority gate as one, i.e. (polarization=+1) (Figure 7).

The expression of OR gate is $M(a,b,1)=a+b$

D. NAND Gate

NAND gate is a logic device that produces logic high, i.e. (logic 1) if any one of the inputs is low and when both the inputs are high, it has a logic low signal, i.e. (logic '0'). NAND gate is implemented in QCA by inserting a not gate or inverter at the output stage of AND Gate. Expression of NAND gate is $Y=(AB)'$ (Figure 8).

E. NOR Gate

NOR Gate is a logic device that produces logic high, i.e. logic one if applied inputs are low ($A=B=0$) and produces logic low signals in the remaining conditions. NOR Gate is implemented in QCA by placing not Gate or Inverter at the output stage of the OR gate. The expression of NOR gate is $Y=(a+b)'$ (Figure 9).




Fig. 3: Phases of QCA clock

Table 1: QCA Clock Phases Operation

| Clock Phase | Potential barrier | Polarization of the cells |
|-------------|-------------------|---------------------------|
| Hold | Held high | Polarized |
| Switch | Low to high | Polarized |
| Relax | Low | Unpolarized |
| Release | Lowered | Unpolarized |




Fig. 4: Inter-dot barriers of QCA clock.

Table 2: Characteristic table of Inverter

| A | $Y=A'$ |
|---|--------|
| 0 | 1 |
| 1 | 0 |




Fig. 5: NOT Gate implementation in QCA




Fig. 6: AND Gate implementation in QCA

F. EX-OR Gate

Exclusive - OR Gate is also known as EX-OR Gate. If both inputs are different, It has a logic. It is a logic circuit that produces logic high output, i.e. (logic 1) when both the inputs are different. It has a logic low output while both inputs are the same, i.e. (logic 0) (Figure 10).

G. EX-NOR Gate

EX-NOR Gate is also known as Exclusive - NOR Gate. It is a logic circuit that produces logic high, i.e. (logic 1). Suppose the given inputs are the same. It produces logic low output when the inputs are different (logic 0). implementation of EX-NOR gate in QCA by placing an inverter at the end of the ex-or output. The expression of EX-NOR gate is $Y=(a \oplus b)'$ (Figure 11).

FLIP-FLOP IMPLEMENTATION

A. SR Flip-flop:

Set-reset flip-flop is abbreviated as SR flip-flop. It consists of two inputs, i.e. set & reset and two outputs Q and QB (Figure 12).

Operation: 1. When the clock pulse is low =0, the output doesn't change, i.e. the response is similar to the previous output. 2. When the clock pulse is high=1 then

- When both the inputs $S=0$, $R=0$, the output doesn't change, i.e. output, is similar to the previous output.
- If inputs $S=1$ & $R=0$, then the output is set ($Q=1$ and $QB=0$).
- If inputs $S=0$ & $R=1$, then the output is reset ($Q=0$ and $QB=1$).
- When both the input $S=1$ and $R=1$, then the output is invalid.

B. JK- Flip-Flop

The Revised form of SR Flip-Flop is JK Flip-Flop. When compared to SR Flipflop intermediate condition of the JK flip-flop is more accurate. Based on input characteristics, JK and SR flip-flops are the same. The letter J indicates SET, and letter K indicates RESET (Figure 13).

Expression of JK Flip-Flop is $Q_{n+1} = J.Q_n' + K'.Q_n$

- $J=K=0$: When both inputs are zero, then output doesn't; it is similar to the previous output, i.e. If the preceding output is high, then the current state output is also high, vice-versa.
- $J=0$, $K=1$: If $J=0$ and $K=1$ then the output is reset ($Q=0$ & $Q'=1$). If the applied clock signal is in a high state, the output will be 0 & if it is in a low state, the output will be the same as the previous state.




Fig. 7: OR Gate implementation using QCA




Fig. 10: Ex-or Gate implementation in QCA




Fig. 8: NAND Implementation using QCA




Fig. 11: Ex-nor Gate implementation in QCA.




Fig. 9: NAND Implementation using QCA



Fig. 12: SR Flip-Flop QCA implementation.

- c. $J=1, K=0$: If $J=1$ & $K=0$ then the output is SET i.e 1
- d. $J=K=1$: When both inputs $J=K=1$ on the present state output, there is a possibility of a set or reset, i.e. the output toggles.

C. T flip-flop

Toggle flip-flop is another name of T Flip-flop. It can be built from the JK flip-flop by connecting the J&K pins. Hence it is also known as the single input version of the JK flip-flop. If the clock pulse is applied to the flip-flop, at half the frequency of the input T, the output begins to toggle. The response of T flip-flop is the EX-OR operation between T and Qn (Figure 14).

The expression for T flip-flop is $T'Q + TQ = T \text{ XOR } Q$

- If the clock is low and $T=0$, there won't be any change in the output of the present state, i.e. no Change.
- If the clock is high and $T=1$, the output toggles between 0 and 1.

D. D Flip-Flop:

Delay Flip-Flop is another name of D-flipflop. It introduces a delay between outputs and inputs. The D Flip-flop is constructed by attaching S and R terminals of the SR flip-flop with an inverter. The information at D is delayed by one clock pulse at the output (Figure 15).

- If input D is 0, then the flip-flop output is reset.
- If input D is 1, then the flip-flop output is set




Fig. 13: JK Flip-flop implementation using QCA




Fig. 14: T Flip-flop implementation using QCA.

SIMULATION RESULTS & EXPERIMENTAL FINDINGS OF THE PROPOSED WORK

The results obtained after the simulation of all essential Gates and flip-flops are presented below.

Fig. 16(a) simulation result of the inverter explains the operation of the inverter, which is given in table 2. i.e. if the given input is zero, the output generated by the inverter is logic one. Here the input is represented in blue colour, and output is represented in yellow colour. When the input is low, the output obtained is high.

Fig. 16(b) is the simulation result of the AND Gate; it obeys the characteristic table of AND Gate table3, i.e. when both the inputs are high, the output obtained by the Gate is high. If any of the input is low, the result obtained is low i.e zero. This output is observed in the above figure, i.e. when two inputs are high, the output is also high in remaining conditions, the result is low. Fig. 16(c) is the simulation result of the OR gate, and it obeys the characteristic table of OR gate table4, i.e. if any of the one input is high, the output of the or Gate is high; in the remaining cases, the result obtained is low. This output is observed in the above figure, i.e. when any of the input is high, the OR gate's output is high and low in the remaining cases.

Fig. 16(d) is the simulation result of the NAND Gate; it obeys the characteristic table of NAND Gate table 5, i.e. when both the inputs are high, the output obtained




Fig. 15: D flip-flop implementation using QCA.

Table 3: Parameters observed in designing gates in QCA

| Size of cell | 18 nm |
|-------------------------------|---------------|
| amplitude of clock | 2.0000 |
| high | 9.8000e-022 J |
| low | 3.8000e-023J |
| Maximum iterations per sample | 100 |
| Radius of effect | 65.0000 nm |
| Convergence tolerance | 0.0000100 |
| Number of samples | 50000 |
| Relative permittivity | 12.9. |




Fig. 16: Simulation Results of QCA based logic gates shown in Figs. 5-15.

by the Gate is low. If any of the input is low, the result obtained is high, i.e. logic one. This output is observed in the above figure, i.e. when two inputs are high, the output is low. In remaining conditions, the result is high. Fig. 16(e) is the simulation result of the NOR gate, and it obeys the characteristic table of NOR gate table 6, i.e. if both inputs are low, the output of the NOR Gate is high; in the remaining cases, the result obtained is low. This operation is observed in the above figure, i.e. When both inputs are common, the output of the NOR gate is high, and in the remaining cases, the output is low.

Fig. 16(f) is the simulation result of the EX-OR gate. It obeys the characteristic table of EX-OR gate table 7, i.e. if both the inputs are different, the output of the EX-OR gate is high; in the remaining cases, the output is low. This operation is observed in the above Fig.. Fig. 16(g) is the simulation result of the EX-NOR gate. It obeys the characteristic table EX-NOR gate table 8, i.e. if both inputs are the same, the output of the ex-nor Gate is high. In

other cases, the result is low. This operation is observed in the above Fig. 16.

Fig. 16(h) is the simulation result of the SR Flip-Flop. It obeys table 9. When the clock pulse is low, the output doesn't change, i.e. the response is similar to the previous output. When the clock pulse is high, and the inputs $S=0$, $R=0$, the output doesn't change, i.e. output, similar to the previous output. If inputs $S=1$ & $R=0$, then the output is set ($Q=1$ and $Q'=0$). If inputs $S=0$ & $R=1$, then the output is reset ($Q=0$ and $Q'=1$). When both the input $S=1$ and $R=1$, then the output is invalid. This operation is observed in the above Fig. 16.

Fig. 16(i) is the simulation result of the JK Flip-flop. It obeys table 10. If $j=k=0$, i.e. both inputs are zero, then output doesn't change; it is similar to the previous output, i.e. If the preceding output is high, then the current state output is also high, vice-versa. If $J=0$ and $K=1$, then the output is reset ($Q=0$ & $Q'=1$). If the applied clock signal is in a high state, the output will be 0 & if it is in a low

condition, the output will be the same as the previous state. If $J=1$ & $K=0$, then the output is SET, i.e. 1. If both inputs $J=K=1$ on the present state output, there is a possibility of a set or reset, i.e. the output toggles.

Fig. 16(j) is the simulation result. It obeys table 11. If the clock is low and $T=0$, there won't be any change in the output of the present state, i.e. no Change. If the clock is high and $T=1$, the output toggles between 0 and 1. Fig. 16(k) is the simulation result of the D flip-flop. It obeys table 12. If input D is 0, then the flip-flop output is reset. If input D is 1, then the flip-flop output is set.

CONCLUSION

This paper has presented several implementations of logic gates and flip-flop using Quantum-dot cellular automata technology. The reduction of the number of required cells is an essential step in the design of QCA circuits. Compared to CMOS technology, these designs provide better results in small areas, high speed, high frequency and low power computation.

REFERENCES

- [1] A.-H. Reza, R.S. Nadooshan, "Design and Simulation of Innovative QCA Quaternary Logic Gates," *Adv. The. Sim.*, vol. 4, no. 9, 2021, p. 2100069.
- [2] N. Alireza, et al., "A creative concept for designing and simulating quaternary logic gates in quantum-dot cellular automata," *Frontiers of Information Technology & Electronic Engineering*, vol. 22, no. 11, 2021, pp. 1541-1550.
- [3] N. Syed F., et al., "A Review of QCA Nanotechnology as an Alternate to CMOS," *Cur. Nano.*, vol. 18, no. 1, 2022, pp. 18-30.
- [4] P. Jayanta, "Synthesis of composite logic gate in QCA embedding underlying regular clocking," *Facta universitatis-series: Electronics and Energetics*, vol. 34, no. 1, 2021, pp. 115-131.
- [5] S.-M. Alfonso, "Reducing the Impact of Defects in Quantum-Dot Cellular Automata (QCA) Approximate Adders at Nano Scale," *IEEE Tran. Eme. Top. Com.*, 2021.
- [6] A. Amjad, "Low-Power Multiplexer Structures Targeting Efficient QCA Nanotechnology Circuit Designs," *Electronics*, vol. 10, no. 16 2021, p. 1885.
- [7] P.A. Kumar, "Towards the realization of regular clocking-based QCA circuits using genetic algorithm," *Com. & Ele. Eng.*, vol. 97, 2022, p. 107640.
- [8] V.M. Navaneetha, "A Novel Coplanar Based Adder Logic Design Using QCA," *In Journal of Physics: Conference Series*, vol. 1979, no. 1, p. 012052. IOP Publishing, 2021.
- [9] Pathak, N., "Reversible Gate Mapping into QCA Explicit Cells Packed with Single Layer," *In IOP Conf.: Mat. Sci. Eng.*, vol. 1119, no. 1, p. 012004. IOP Publishing, 2021.
- [10] V. Vijay, et al., "Energy efficient CMOS Full-Adder Designed with TSMC 0.18 μ m Technology," *International Conference on Technology and Management (ICTM-2011)*, Hyderabad, India, June 8-10, 2011, pp. 356-361.
- [11] Ch. Srivalli, et al., "Optimal design of VLSI implemented Viterbi decoding," *National conference on Recent Advances in Communications & Energy Systems, (RACES-2011)*, Vadlamudi, India, December 5, 2011, pp. 67-71.
- [12] Chandra Shaker Pittala, and Vallabhuni Vijay, "Design Of 1-Bit FinFET Sum Circuit For Computational Applications," *In International Conference on Emerging Applications of Information Technology*, pp. 590-596. Springer, Singapore, 2021.
- [13] Rajeev Ratna Vallabhuni, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15nm CNTFET Using Multiplexer," *Lecture Notes in Networks and Systems*, 2021.
- [14] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," *5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021)*, Kolkata, India, September 24-25, 2021, pp. 1-5.
- [15] B. M. S. Rani, et al., "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," *Journal of Ambient Intelligence and Humanized Computing*, 2021.
- [16] Ch. Srivalli, et al., "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," *National Conference on Emerging Trends in Engineering Application (NCETEA-2011)*, India, June 18, 2011, pp. 224-227.
- [17] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, P ASHOK BABU, "System to Obtain Finite Gain and Noise of an Electrocardiogram Amplifier," *The Patent Office Journal No. 43/2019*, India. International classification: H03F3/38. Application No. 201941042674 A.
- [18] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Veerastu Sivanagaraju, Chandrashaker Pittala, "System for Minimizing Crosstalk Effects of Shells and Designing Multiwalled Carbon Nanotube Models," *The Patent Office Journal No. 43/2019*, India. International classification: B82Y10/00. Application No. 201941042460 A.
- [19] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, and Sonagiri China Venkateswarlu, "System for Reducing Crosstalk Delays In Electronic Devices Using A CMOS Inverter," *The Patent Office Journal No. 43/2019*, India. International classification: H03B5/18. Application No. 201941042515 A.
- [20] Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," *In Intelligent Sustainable Systems*, pp. 203-212. Springer, Singapore, 2022.
- [21] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," *VLSI Architecture for Signal, Speech, and Image Processing*, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.

- [22] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, "System and Method to Improve Performance of Amplifiers Using Bias Current," The Patent Office Journal No. 43/2019, India. International classification: C12Q1/6869. Application No. 201941042648 A.
- [23] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [24] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," *Traitement du Signal*, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [25] K.H. Bindu, et al., "FINFET Technology in Biomedical-Co-chlear Implant Application," *International Web Conference on Innovations in Communication and Computing, ICICC '20*, India, October 5, 2020.
- [26] Chandra Shaker Pittala, et al., "Novel Architecture for Logic Test Using Single Cycle Access Structure," *Journal of VLSI Circuits And Systems*, vol. 3, iss. 1, 2021, pp. 1-6.
- [27] Vallabhuni Vijay, et al., "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," *International Journal of System Assurance Engineering and Management*, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [28] Swathi, S., et al., "A hierarchical image matting model for blood vessel segmentation in retinal images," *International Journal of System Assurance Engineering and Management*, 2021, pp. 1-9.
- [29] Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
- [30] Chandra Shaker Pittala, et al., "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," *2021 Devices for Integrated Circuit (DevIC)*, Kalyani, India, May 19-20, 2021, pp. 610-615
- [31] Chandra Shaker Pittala, et al., "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," *2021 2nd International Conference for Emerging Technology (INCET)*, Belagavi, India, May 21-23, 2021, pp. 1-4.
- [32] Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," *Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS 2020)*, Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: <https://ssrn.com/abstract=3769235> or <http://dx.doi.org/10.2139/ssrn.3769235>
- [33] Manchala Sreeja, and Vallabhuni Vijay, "A Unique Approach To Provide Security For Women By Using Smart Device," *European Journal of Molecular & Clinical Medicine*, vol. 7, iss. 1, 2020, pp. 3669-3683.
- [34] V. Siva Nagaraju, P. Ashok Babu, Vallabhuni Rajeev Ratna, Ramya Mariserla, "Design and Implementation of Low Power 32-bit Comparator," *Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS 2020)*, Palai, India, December 10-11, 2020, pp. 459-468. Available at SSRN: <https://ssrn.com/abstract=3769748> or <http://dx.doi.org/10.2139/ssrn.3769748>